To achieve the maximum frequency of the clock signal we can assume to start SETUP time immediately after the CLK to Q delay is finished. This would mean that we can have the next positive edge (CLK to Q delay + SETUP time) after the previous positive edge. And with 50% duty cycle, falling edge […]
